var searchData=
[
  ['makefile_0',['Writing a Simulation Makefile',['../md_usrp3_2sim_2writing__sim__makefile.html',1,'']]],
  ['manager_20mpm_20architecture_1',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['manual_2',['Manual',['../page_devices.html',1,'Devices &amp; Usage Manual'],['../md_fpga.html',1,'FPGA Manual'],['../page_uhd.html',1,'UHD Development Manual']]],
  ['models_3',['Models',['../page_gpsdo.html',1,'Internal GPSDO (USRP-N2x0/E1X0 Models)'],['../page_gpsdo_b2x0.html',1,'Internal GPSDO Application Notes (USRP-B2x0 Models)'],['../page_gpsdo_x3x0.html',1,'Internal GPSDO Application Notes (USRP-X3x0 Models)']]],
  ['module_4',['Writing a Top-level Simulation Module',['../md_usrp3_2sim_2writing__sim__top.html',1,'']]],
  ['module_20peripheral_20manager_20mpm_20architecture_5',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['modules_20for_20x_20series_20pcie_20connectivity_6',['NI RIO Kernel Modules for X-Series PCIe Connectivity',['../page_ni_rio_kernel.html',1,'page_usrp_x3x0']]],
  ['mpm_20architecture_7',['The Module Peripheral Manager (MPM) Architecture',['../page_mpm.html',1,'page_devices']]],
  ['multiple_20usrp_20configurations_8',['Multiple USRP configurations',['../page_multiple.html',1,'page_devices']]]
];
